
PROBLEM REPORT PR-1036 SEP LVPS 2005-02-27


PR Numbers: 1xxx=UCB, 2xxx=Caltech/JPL, 3xxx=UMd, 4xxx=GSFC/SEP, 5xxx=GSFC/Mag, 6xxx=CESR

7xxx=Keil, 8xxx=ESTEC	, 9xxx=MPAe		mug, vara—ozbri,	
Assembly: SEP LVPS Component/Part Number: SEP_TOP_F001 and SEP_Middle_F001		SubAssembly:	SubAssembly: Top and Middle Board Serial Number: FM2 and FM1	
		1		
Originator: Selda Heavner			Organization: U.C. Berkeley	
Phone : 510-643-8640		Email: selda@ss	Email: selda@ssl.berkeley.edu	
T. II. O	15 (61 1	I.		
	d During (Check one		□ I assu als au austiana	
√ Functional test	☐ Qualification test	☐ S/C Integration	☐ Launch operations	
Environment wh	en failure occurred:			
√ Ambient	□ Vibration	□ Shock	☐ Acoustic	
☐ Thermal	□ Vacuum	☐ Thermal-Vacuum	□ EMI/EMC	
	Proble	em Description		
SEP LVPS FM2 was			nigh-current at turn-on did not	
SEP LVPS FM2 was intermittently consuming high current at turn-on. The high-current at turn-on did not reach 0.90A which is the recommended current limit for the bench supply. It typically remained at 580-				
		en the Supply was consumin		
28.0V. The supply v	was not left in the high curre	ent state for longer than 30 s	seconds.	
	A 1 D 6	14 D 4 1 G		
Analyses Performed to Determine Cause SEP ETU Unit was tested using the bench supply from Caltech KIKUSUI PMC35-1A. SEP ETU was				
turned on and off unt became extremely he Therefore, the proble the drivers first come threshold. So the FE impedance short (thre voltage regulator to g driver. So the differe the leakage current is enough to turn on the The circuit was analy candidates, and while	il the problem was reproduct. The FETs were still function is with the FET drivers (for on they set their output to hear the form of the f	ced. When the high-current tional after leaving the high for the switching FETs that high impedance until their sig on leakage currents the FE higs) on the primary regulato oltage never gets over the tubetween bench supplies that the gate before the primary its were stressed by this concept.	occurred the switching FETS -current on a long time. drive the transformers). When upply voltage exceeds some UT can turn on providing a low r. This in turn causes the urn-on threshold for the FET come up slower or faster) is if regulator voltage gets high dition. The FETs were the only Ts, they were replaced anyway	
Corrective Action/ Resolution				
√ Rework	☐ Repair	☐ Use As Is	□ Scrap	
mode. This solution	was incorporated on ETU ar		e driver is in high impedance reproduced. Figure 1 indicates oard.	




For the Middle Board

- 1- Connect a small post on R107 (D68 anode side).
- 2- Connect #24AWG wire on the small post installed.
- 3- Connect a $100\text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice. The wire must be as short as possible. The additional resistors must be close to the corresponding gate drive.
- 4- Put shrink tubing over where wire and the resistor are soldered.
- 5- Install a small post on R104 (D66 anode side)
- 6- Connect #24AWG wire on the small post installed.
- 7- Connect a $100 \text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice. The wire must be as short as possible. The additional resistors must be close to the corresponding gate drive
- 8- Connect the other side of the resistors and #24AWG together using lash splice.
- 9- Cover the connection with shrink tubing.




PROBLEM REPORT PR-1036 SEP LVPS 2005-02-27

- 10- Connect the wire to E52.
- 11- Stake the wires and additional resistors.
- 12- Connect a small post on R101 (D65 anode side).
- 13- Connect #24AWG wire on the small post installed.
- 14- Connect a $100\text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice. The wire must be as short as possible. The additional resistors must be close to the corresponding gate drive.
- 15- Put shrink tubing over where wire and the resistor are soldered.
- 16- Install a small post on R103 (D64 anode side)
- 17- Connect #24AWG wire on the small post installed.
- 18- Connect a $100\text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice. The wire must be as short as possible. The additional resistors must be close to the corresponding gate drive
- 19- Connect the other side of the resistors and #24AWG together using lash splice.
- 20- Cover the connection with shrink tubing.
- 21- Connect the wire to E44.
- 22- Stake the wires and additional resistors.




- 23- Connect a small post on R98 (D62 anode side).
- 24- Connect #24AWG wire on the small post installed.
- 25- Connect a $100\text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice. The wire must be as short as possible. The additional resistors must be close to the corresponding gate drive.
- 26- Put shrink tubing over where wire and the resistor are soldered.
- 27- Install a small post on R95 (D60 anode side)
- 28- Connect #24AWG wire on the small post installed.
- 29- Connect a $100\text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice. The wire must be as short as possible. The additional resistors must be close to the corresponding gate drive
- 30- Connect the other side of the resistors and #24AWG together using lash splice.
- 31- Cover the connection with shrink tubing.
- 32- Connect the wire to E22.
- 33- Stake the wires and additional resistors.

PROBLEM REPORT PR-1036 SEP LVPS 2005-02-27



- 34- Connect a small post on R94 (D59 anode side).
- 35- Connect #24AWG wire on the small post installed.
- 36- Connect a $100 \text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice. The wire must be as short as possible. The additional resistors must be close to the corresponding gate drive.
- 37- Put shrink tubing over where wire and the resistor are soldered.
- 38- Install a small post on R92 (D58 anode side)
- 39- Connect #24AWG wire on the small post installed.
- 40- Connect a $100\text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice. The wire must be as short as possible. The additional resistors must be close to the corresponding gate drive
- 41- Connect the other side of the resistors and #24AWG together using lash splice.
- 42- Cover the connection with shrink tubing.
- 43- Connect the wire to E10
- 44- Stake the wires and added resistors.




PROBLEM REPORT PR-1036 SEP LVPS 2005-02-27

- 45- Replace Q3, Q6, Q14, Q11, Q22, Q15, Q18 and Q20. (IRHF57130SCS)
- 46- Coat transistors that were replaced using Uralane 5750.


For the TOP Board

- 47- Connect a small post on R96 (D61 anode side).
- 48- Connect #24AWG wire on the small post installed.
- 49- Connect a $100\text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice. The wire must be as short as possible. The additional resistors must be close to the corresponding gate drive.
- 50- Put shrink tubing over where wire and the resistor are soldered.
- 51- Remove D63
- 52- Install new D63 (JANTXV1N6642) with pigtail on its anode side.
- 53- Connect a wire on the pigtail.
- 54- Connect a $100\text{K}\Omega$ (RNC50H1003FR) to the wire using lash splice
- 55- Connect the other side of the resistors and #24AWG together using lash splice.
- 56- Cover the connection with shrink tubing.
- 57- Connect the wire to E56
- 58- Stake the wires and added resistors.



- 59- Remove D67
- 60- Remove D69
- 61- Install new D67 (JANTXV1N6642) with pigtail on its anode side
- 62- Install new D69 (JANTXV1N6642) with pigtail on its anode side
- 63- Connect a 100K Ω (RNC50H1003FR) to anode of D67 using lash splice.
- 64- Connect a 100K Ω (RNC50H1003FR) to anode of D69 using lash splice.
- 65- Connect the other side of the resistors and #24AWG together using lash splice.
- 66- Cover the connection with shrink tubing.
- 67- Connect the wire to E32
- 68- Stake the wires and added resistors using Uralane 5753.
- 69- Replace Q10, Q12, Q19 and Q21 (IRHF57130SCS)
- 70- Coat the new transistors with Uralane 5750.

PROBLEM REPORT PR-1036 SEP LVPS 2005-02-27



Date Action Taken: Retest Results: Corrective Action Required/Performed on other Units: √ Serial Number(s):SEP LVPS E				
Closure Approvals				
Subsystem Lead: IMPACT Project Manager: IMPACT QA: NASA IMPACT Instrument Manager:	Date: Date Date:			